REMARKS

The claims have been amended to remove multiple dependent claims and to conform to U.S. Patent Office practice. Please enter this amendment before calculating the filing fees.

Respectfully submitted,

Derek C. Stettner Reg. No. 37,945

File No. 087805-9026

Michael Best & Friedrich LLP 100 East Wisconsin Avenue Milwaukee, WI 53202-4108 (414) 271-6560

Version with markings to show changes made

In the Claims:

- 4. (Amended) A processor according to [any one of the preceding claims] <u>Claim 1</u>, wherein substantially every second timing signal reference includes information concerning the number of lines per picture within the digital video signal.
- 5. (Amended) A processor according to [any one of the preceding claims] <u>Claim 1</u>, wherein substantially every second timing signal reference includes information concerning the length of each line within the digital video signal.
- 6. (Amended) A processor according to [any one of the preceding claims] <u>Claim 1</u>, wherein substantially every second timing signal reference includes information concerning the aspect ratio of the picture.
- 7. (Amended) A processor according to [any of the preceding claims] <u>Claim 1</u>, wherein substantially all the second timing signal references are identical.
- 11. (Amended) A digital video interface in accordance with [either] Claim 9 [or Claim 10] in which the timing reference signals are identical.
- 12. (Amended) A digital video interface in accordance with [either] Claim 9 [or Claim 10] in which there is no explicit F, V and H information in the timing reference signals.
- 13. (Amended) A digital video interface in accordance with [any one of Claims 9 to 12,] Claim 9 in which aspect ratio information is carried in the timing reference signals.
- 14. (Amended) A digital video interface in accordance with [any one of Claims 9 to 13] Claim 9 in which line standard information is carried in the timing reference signals.

- 15. (Amended) A digital video interface in accordance with [any one of Claims 9 to 14] Claim 9 in which the timing reference signals include data identifying a method of scrambling.
- 16. (Amended) A digital video interface in accordance with [any one of Claims 9 to 15] Claim 9 in which the order of significance of the bits is rearranged.
- 18. (Amended) A digital video interface in which data words are scrambled by [an] a process which substitutes alternative data words for input data words in a manner known only to authorised recipients of the video, characterised in that specific words are prevented from being transmitted by re-submitting them to the scrambling process repeatedly until a valid word is obtained.
- 20. (Amended) A digital video interface in accordance with Claim 19 in which valid unscrambled words are replaced by the corresponding [inputs] <u>input</u> words to the unscrambling process.